

WHAT IS CLAIMED IS:

- Pub A1
1. A system for testing a universal serial bus host controller and a universal serial bus port of a computing device, comprising:
 - a test control module residing on said computing device; and
 - a test device coupled to said universal serial bus host controller via said universal serial bus port;wherein said test control module communicates with said test device in order to perform a series of tests on said universal serial bus host controller and said universal serial bus port.
 2. The system according to claim 1, wherein said series of tests includes a voltage level test.
 3. The system according to claim 1, wherein said series of tests include a full-speed device detect test.
 4. The system according to claim 1, wherein said series of tests includes a frame timing check.
 5. The system according to claim 1, wherein said series of tests includes a bus signal and power voltage test.
 6. The system according to claim 1, wherein said series of tests includes a bulk transfer test.
 7. The system according to claim 1, wherein said series of tests includes an isochronous transfer test.
 8. The system according to claim 1, wherein said series of tests includes an interrupt transfer test.
 9. The system according to claim 1, wherein said series of tests includes a low-speed device detect test.
 10. A system for testing a universal serial bus port of a computing device, comprising:

Pub A1

a test device coupled to said universal serial bus port, said test device further includes a device controller and a test response module;

a test control module configured to communicate with said test response module in order to conduct a series of tests to test said universal serial bus port;

wherein said series of tests includes a voltage level test, a frame timing check, and a bus signal and power voltage test.

11. The system according to claim 10, wherein said series of tests further includes a full-speed device detect test, a bulk transfer test, an isochronous transfer test, an interrupt transfer test, and a low-speed device detect test.

12. The system according to claim 10, wherein said test response module in response to instructions received from said test control module causes said device controller to provide information in accordance with a specific test; and

wherein said information is forwarded to said test control module to allow said test control module to determine whether said universal serial bus port is functioning properly.

13. A method for testing a universal serial bus port of a computing device and a universal serial bus cable using a test device and a test control module, comprising:
connecting said test device to said universal serial bus port;
initializing said test device;
causing said test device to provide information for a series of tests in response to instructions received from said test control module;
communicating said information to said test control module; and
causing said test control module to analyze said information to determine whether said universal serial bus port is functioning properly.

14. The method of claim 13, wherein said series of tests includes a voltage level test, a frame timing check, and a bus signal and power voltage test.

15. The method of claim 14, wherein said series of tests further includes a full-speed device detect test, a bulk transfer test, an isochronous transfer test, an interrupt transfer test, and a low-speed device detect test.

16. The method of claim 13, wherein initializing said test device comprises configuring said test device according to a USB protocol.

17. The method of claim 13, wherein communicating said information to said test control module comprises:

- sending a request for said information in a control packet to said test device;
- and
- sending said information in a response packet from said test device to said test control module.

18. The method of claim 13, further comprising:
upon confirming that said universal serial bus port is functioning properly,
connecting said universal serial bus cable between said test device and said universal serial
bus port;
causing said test device to provide information for said series of tests in
response to instructions received from said test control module;
communicating said information to said test control module; and
causing said test control module to analyze said information to determine
whether said universal serial bus cable is functioning properly.